Abstract: Traditionally, the performance of a stack machine has been limited by the true data dependency. A performance enhancement mechanism, stack operations folding, was used in Sun Microelectronics' picoJava-I design, and it can fold up to 60% of all stack operations. The authors use the Java bytecode language as the target machine language, and study Java instruction folding on a proposed folding model, the POC model, which is used to illustrate the theoretical folding operations. Various practical folding strategies based on the POC model are introduced and evaluated. Statistical data show that the 4-foldable strategy eliminates 84% of all stack operations, and the 2-, 3-, and 4-foldable strategies result in overall program speedups of 1.22, 1.32 and 1.34, respectively, as compared to a stack machine without folding. Furthermore, the 4-foldable strategy is the most practical and cost effective of a Java stack machine design with a decoder width of 8 bytes. Circuit simulation results show that a 100MHz 4-foldable folding mechanism can be realized with 0 . 6~ CMOS standard cells, or 240MHz with 0.251" CMOS technology.
Introduction
The Internet has been widely used and network computers [l] are being promoted to be the key component in this application paradigm due to their simplicity, reduced management effort, and low cost.
A Java stack machine has the advantage of small code size, 1.8 bytes per instruction on average [2] as compared to other CISC or RISC machines. No source or destination register identifiers need to be assigned for the instructions, making the instruction size small [3] . However, all of the succeeding ALU or other stackrelated operations must be dependent on the previous load or written back data. This inherent true dependence severely limits the instruction level parallelism. Sun Microelectronics proposed the folding technique 0 IEE, 1998 IEE Proceedings online no. 19982200 Paper first received 17th November 1997 and in revised form 2nd April
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The authors are with the Department of Computer Science and Information Engineering, National Chiao Tung University, 1001 Ta Hsueh Road, Hsinchu, Taiwan 30050, Republic of China [2, 4, 51 as a method to avoid the unnecessary loads or writes back to the stack. Before that, studies into stack machine [3] folding were lacking, and the design results revealed by Sun Microelectronics were not clearly elaborated. Stack operations folding (particularly for Java bytecode [6] ) still requires extensive study and the purpose of this paper is to present both a theoretical study and practical implementation issues.
In this research, we use trace driven simulation in our performance study. Although Java is a popular language [7] , it is still too immature to have typical benchmarks like the SPEC benchmarks. So we gathered many Java programs to use as our benchmarks, and we hope that these benchmarks will serve as a representative sampling of typical Java programs.
Most of our Java benchmarks are applets obtained from Sun Microelectronics' JDK (Java Development Kit) [7] samples. These Java benchmarks can be run in browsers such as Netscape Navigator or JDK appletviewer. Only one benchmark, the Java compiler (javac), is an application which can be run in the command line. We categorise these benchmarks into three types: the first is unimution, which makes web pages look more attractive; the second is interaction, such as web games; and the last is performance benchmark, which tests the performance of a computer, such as Caf f eineMark and Jstones. The summary of these benchmarks is shown in Table 1 .
To analyse the performance gain associated with the eliminated stack operations or execution cycles, we need to calculate the theoretical performance upper bound that stack operations folding can achieve. Then, a practical folding strategy is suggested, based on the simulation results of how closely the performance of each strategy can approximate the upper bound. The theoretical performance upper bound is calculated by first finding the theoretical foldable instruction groups, then eliminating all foldable stack operations and counting the resulting execution cycles. Finally, the speedup upper bound is calculated accordingly. 
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where ExecutionTime,,l,,,,,, is the execution cycle counts of all stack operations, and ExecutionTimeAfter. pefectF,,l&,g is the execution cycle counts after perfect folding of all stack operations. where ExecutionTimeAllop, is the execution cycle counts of all operations, and Execution T i i n e A l l~~e r P e r~e c t~~~~i~~ is the execution cycle counts of all operations after perfect stack operations folding.
Stack operations folding
In this Section, some terminology is defined, and the basic folding operations are introduced.
I Definitions
Before we present the details of the POC model of stack operations folding we will introduce some folding related definitions: Stack operations folding: The ability to detect some instructions with true data dependency in the instruction flow of a stack machine and execute these instructions collectively in some way, like a single compound instruction. Stack Operations folding group: A collection of 334 contiguous stack instructions that can be folded together.
Primary instruction: The instruction in a folding group that consumes and produces data (i.e. ALU instructions), transfers control (i.e. branch instructions) or invokes a microprogram. If none of the above exists in a folding group, a null primary instruction (NOP) will be assigned. Auxiliary instruction: An instruction in a folding group that is not a primary instruction (i.e. instruction that provides the source address or destination address to the primary instruction).
Considering the operations related to the operand stack and their characteristics, the Java bytecode instructions can be classified into three types: producer, operator and consumer. Their property and percentage of occurrences in the benchmarks are listed in Table 2 , and their definitions are as follows: Within a folding group, the operator 0 is treated as the primary instruction. Both the producer P and consumer C are treated as auxiliary instructions.
Stack operations folding procedure
Most operations of a stack machine must push or pop data to or from the top of its stack (TOS). This will cause a serious data hazard due to true data dependence. Typical stack operations before folding are listed below:
Step 1: The Producer writes data accessed from the constant register or local variable to the top of the operand stack.
Step 2: The Operator gets data from the top of the operand stack.
Step 3: The Operator (ALU type instructions, branch type instructions or complex type instructions) operates on the accessed stack data.
Step 4: The Operator writes the result back to the operand stack as needed.
Step 5: The Consumer gets the data from the operand stack and writes it back to the local variable. This procedure is also shown on the left-hand side of Fig. 1 , with the numbers showing the execution flow.
If the stack instructions are of true data dependency to form a folding group, then we can fold them together by redirecting the data provided by the producer to the corresponding primary instruction, as depicted by step 1' on the right hand side (after folding) in Fig. 1 . The execution flow will be changed to the following after folding:
Step 1': The Operator gets data directly from the source of producer.
Step 3: the Operator (ALU type instructions, branch type instructions or complex type instructions) operates on these data.
Step 5': The Operator writes the execution result back to the destination of the consumer directly as needed. In this case, the number of execution steps is reduced from five to three. Hence, the system performance can be increased greatly by folding.
foldable, the folded result instruction will become the new instruction N, and will be checked with the new following instruction N + 1, repetitively, until the end of folding.
The definitions of P, 0, and C have been presented in Section 2. One of two possible relations exists between two consecutive stack instructions. These two possible relations are: 
E:
The result of folding instructions N and N + 1 cannot be folded any further, and the folding group checking can be terminated. An example of folding using these notations is given below: OE,,,, w2/02, w2dFIIC: The folding result of instructions N and N + 1 is 0, type with source S1, data width W2 and destination 0 2 , data width W2'. These two instructions are foldable, and they can be checked for further folding with the next instruction in the program.
POC model of stack operations folding
In this Section, the POC model of stack operations folding, the state diagram of folding rules checking, and the folding algorithm are presented.
POC model
To give a clear overview of stack operations folding, a generic POC model is constructed. The basic concept of the POC model is that it checks the instructions N and N + 1 to see whether they can be folded together (based on the instruction type, operand source, operand destination, data type and width). If they are The folding process proceeds as follows:
, 2 / T O S , 1 continually foldable state C. In that step, the sources of iadd have been changed to iconst-2 and LV (indexl).
In the final step, the folding operation combines OEllcon- combined into a single instruction iadd with the two source operands iconst-2 and LV (indexl), and the destination LV (index2).
State diagram and algorithm
The state diagram of stack operations folding as presented with the POC model is shown in Fig. 3 (0), and all other auxiliary instructions (P or C) will redirect the data to this primary instruction. All other inputs for StatePO,, State-OE, State-Oc and StateC will stop the folding rule check, because the stack operations folding group has already ended, and cannot be folded with other instructions anymore. The input OT will terminate the folding operation in any state of Fig. 3. / start foldina r u h State-O,, and State-C is greater than or equal to two, then those instructions are foldable and they form a folding group. The primary instruction in a folding group must be one of OB, O,, 0, or NULL. Its input is provided by P(s), and its result is consumed by C(s).
The algorithm to determine how many bytecode instructions can be folded together is listed below. The complexity of this algorithm is O(N). In this Section, folding strategies of different degrees of folding are proposed and examined based on the benchmark trace analysis. Performance in terms of reduced stack operations and speedup of the folding strategies are described. Finally, the cost and complexity issues of the decoder are discussed.
Algorithm Folding-Check (I, N>

I Proposed folding strategies
Based on the POC model of stack operations folding in Section 3, the number of combined P, 0, and C operations in a single folding group can range up to thousands. Considering the costiperformance ratio and the limited time budget in folding, it may be necessary to fold only up to a small number of instructions. Based on the benchmark program traces, it is found that most of the foldable patterns consist of only 2 to 4 bytecode instructions (see data in Section 4.2). So we propose to examine in particular three folding strategies in which the foldable bytecode instructions are 2, 3, or 4, respectively. These %-foldable, 3-foldable, and 4-foldable strategies are described below: 2-foldable: Folds two bytecode instructions. The folding group can be any one of the proposed foldable patterns as shown in Table 3 . Besides the folding capability of the 2-foldable strategy., the folding group may be any of the Me patterns as shown in Table 4 . Besides the folding capability of the 3-foldable strategy, the folding group may be any of the proposed 4-foldable patterns as shown in Table 5 . 
In addition to the 2-, 3-and 4-foldable patterns, 5-, 6-, ..., n-foldable patterns (n may be any positive number, but in our benchmark traces, the maximum n found is 11) are also possible. We do not include those foldable patterns in our study because of the need for a very complex decoder. In Section 4.2, we present the projected performance bounds of the different folding strategies, including the theoretical n-foldable folding. Table 2 , the percentage of all stack operations (P type and C type as indicated by Sun Microelectronics 141) is about 51% of the instruction count. The average percentage of stack operations eliminated by the folding strategies are 31%, 41%, 43% and 44% for 2-, 3-, 4-and n-foldable, respectively, of all the instructions. As a result, if 4-foldable is adopted, the instruction mix percentage of stack operations will be reduced from the original 51% to 14% ((51-43)/(100-43)) in our benchmarks. Fig. 5 shows the eliminated stack operation ratios with respect to all stack operations only. In this Figure, the folding ratio for the piCOJava-I architecture [2, 4, 9, IO], as announced in October 1996, is also shown. Note that the Sun Microelectronics benchmark suite is different from ours. 
Percentage of eliminated stuck operations with respect to all
Sun's picoJava-I with benchmark suite which is different from ours
Speedup projection of folding
The Java bytecode instructions are typically executed on a Java Virtual Machine [6] . To estimate the program execution speedup due to folding, the instruction execution cycles for the 17 instruction types [8] must be assumed. The other necessary assumptions are that there is no cache miss and the pipeline never stalls.
Figs. 6 and 7 show the speedup of executing stack operations only and the overall speedup that each folding strategy can contribute, respectively.
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Design issues
The decoder width has a great impact on the efficiency of the folding strategies. Fig. 8 shows the percentage of 338 eliminated instructions against the decoder width for each folding strategy. It is obvious from this Figure that a bytecode decoder width of up to eight bytes, a moderate amount, is sufficient for any folding strategy. As the number of foldable stack operations decreases, the required decoder width may also be decreased without hurting the performance too much. We next focus on the achievable speedup of programs, the most persuasive performance index. Fig. 9 shows the overall program speedup against both the decoder width and folding strategy. These curves show that the 3-foldable strategy with a decoder width of 6 bytes is at the knee point, a performance/cost design choice. This may not hold when designing a real Java processor, however. Because an instruction fetch width of 8 bytes is not too wide and most instruction caches have a line size of a power of 2 bytes, a decoder width of 8 bytes is the natural choice without much extra cost for multiple instruction cache accesses, buffering, and byte extraction. Furthermore, the incurred extra decoder hardware cost in going from 6-byte decoding to 8-byte is insignificant compared with the whole Java processor design. Hence, the suggested decoder width is 8 bytes, and this width will be used in the subsequent discussion. For an 8-byte decoder width, the performance gained from 3-foldable to 4-foldable is that additional (43.12% -40.77%) = 2.35% instructions can be eliminated. In our preliminary designs, the decoder circuit complexities for 3-foldable to 4-foldable strategies are comparable to a fixed decoder width, since the Java bytecode instruction length are variable in reality. Hence, we suggest that the 4-foldable strategy with a decoder width of 8 bytes may be the best choice for practical designs. The richer-foldable strategies with any decoder width are not recommended, because the statistical data show that only 44.18% of instructions can be eliminated.
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Design of folding mechanism
In this Section, the POC model of stack operations folding is implemented using the VLSI standard cell library. This implementation is necessary in evaluating the delay time of the actual folding circuit, which is a part of the instruction decoder.
Logic design
According to the POC model, one can see that the same folding procedure for two instructions can be applied repeatedly to fold more than two instructions. For the same reason, if we implement the folding function into a basic 2-fold folding unit, then the higher degree of folding can be realised by simply cascading such folding units. In this implementation, we use four bits to represent the POC type of each instruction. Table 6 lists the instruction types for Java stack operations folding and their bit representations. As shown in Fig. 10 , an n-foldable folding logic can be constructed using only basic folding units. An obvious advantage of this is its excellent scalability. Each folding unit has three inputs and three outputs. They are: Inputs:
(1) 4-bit POC, bus from instruction decoder or previous folding unit for instructionN type bits.
(2) 4-bit POCN+, bus from instruction decoder for (3) One continue line to indicate the current folding status CIE as shown in Fig. 2 September 1998 Outputs:
(1) Foldable line to indicate whether the input instructions are foldable or not.
(2) 4-bit POCcombjned bus representing the type of the instruction resulting from folding, which is to be checked for further foldability. Fig. 11 shows the gate-level implementation of the folding unit. As shown in Fig. 11 , the POCcombined will equal POCN+I if the first input instruction is of P type and the second input instruction is not of 0, type. Otherwise, the POC, will be selected. And the foldable and continue signal can be generated using the following formula:
We use negative logic devices to implement the above formula. This is necessary if a very high clock frequency is required.
Delay calculation
To calculate the timing overhead of introducing the folding circuit, we used the Cadence Verilog-XL v2.2.1 and the Verilog Delay Calcul v4.12 to calculate its delay times. The sta ary used is the COM-PASS 0 . 6~ cell library with a SPTM (single poly triIn this library, there are two performance (HP) and high density (HD). To p he delay more accurately, the delay calculation uses the more accurate Verilog ISM (input slope model) model with both types of cells instead of the linear model. The delay calculation environment is shown in Table 7 . The results for both HP s are shown in Fig. 12 . If we are to implement the 4-foldable strategy, the corresponding delay is 3.62ns or 6.74ns for HP or HD core cells, respectively. Assuming that the other delay time for wiring, gates and latches is less than 6ns, then the 4-foldable strategy can be implemented to run at a clock speed of 100MHz. In this paper, we have focused on solving an inherent problem of the stack machine that handles instruction level parallelism; the true data dependency. A method to deal with this problem, stack operations folding, was presented. A generalised stack operations folding model, the POC model, was also introduced. Various folding strategies based on this POC model were proposed and evaluated. Simulation results show that 2-, 3-, 4-, and n-foldable strategies can eliminate 319'0, 41%, 43%, and 44% of stack operations in the entire Java program trace files, respectively. Compared with the theoretically perfect folding that can eliminate 44% of such stack operations, the 2-to 4-foldable strategies can achieve 70%, 94% and 98% efficiencies with much less hardware cost. If we translate the instruction counts into clock cycles, the corresponding speedups are 1.22, 1.32 and 1.34, respectively, as compared to a traditional Java stack machine without stack operations folding support.
The proper decoder width is also studied based on the many folding strategies of various degrees. Simulation data shows that the 4-foldable strategy is a good choice if an 8-byte decoder width is used. A sample folding unit design based on the POC model is then presented, and delay calculation shows that this folding mechanism can viably be run at l00MHz when designed with 0 . 6~ CMOS standard cells.
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